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ABSTRACT 
 Interconnect is one of the main performance determinant of modern  integrated circuits (ICs). The new technology 
of vertical ICs places circuit blocks in the vertical dimension in addition to the conventional horizontal plane. 
Compared to the planar ICs, vertical ICs have shorter latencies as well as lower power consumption due to shorter 
wires. This also increases speed, improves performances and adds to ICs density.  The benefits of vertical ICs 
increase as we stack more dies, due to successive reductions in wire lengths.  However, as we stack more dies, the 
lattice self-heating becomes  a challenging and  critical issue due to the difficulty in cooling down the layers away 
from the heat sink. In this paper, we provide a quantitative electro-thermal analysis of the  temperature rise due to 
stacking. Mathematical models based on steady state non-isothermal drift-diffusion transport equations coupled to 
heat flow  equation are used. These physically based  models and the different heat sources in semiconductor 
devices will be presented and discussed. Three dimensional numerical results did show that, compared to the planar  
ICs, the vertical ICs with 2-die technology  increase the maximum temperature by   17 Kelvin in the die away from 
the heat sink.  These numerical results will also be presented and analyzed for a typical 2-die  structure of 
complementary metal oxide semiconductor   (CMOS) transistors.  
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1. INTRODUCTION  
Modern technology of vertical ICs stacks active layers of transistors one above the other separated by 
insulating oxide, and connected to each other by metal wires. Vertical ICs are also called three 
dimensional integrated circuits (3D ICs). This technology has the advantage of reducing significantly wire 
lengths, increasing speed, and providing lower power consumption. However, as we stack more 
transistors, the power density increases causing the temperatures to increase mainly in the transistors 
away from the heat sink  [1]. And it is well known that self-heating limits the performance of 
semiconductor electronic and optoelectronic devices as  high power laser diodes, high power transistors, 
high electron mobility transistors (HEMTs), or CMOS transistors [2]. Consequently, the self-heating will 
also limit the performances of the 3D ICs technology.  Heat is generated in semiconductor devices when 
carriers (electrons and holes) transfer part of their energy to the crystal lattice. Then, the thermal 
(vibrational) energy of the lattice rises, which is measured as an increase in its temperature, LT . Within 
the semiconductor  lattice, the energy is dissipated by traveling lattice vibrations. The smallest energy 
portions of lattice waves are called phonons, which can be treated as particles. Microscopic theories of  
lattice heat generation and dissipation are based on phonons.   
 
The energy transfer from carriers to lattice can occur by diffusion, convection, or radiation. This will 
depend on the semiconductor device under hand. For physical and mathematical modeling issues, we 
assume that the  heat transfer from carriers to lattice, in CMOS devices, is due to diffusion only.  For 
these CMOS devices, we also assume a local thermal equilibrium between lattice and carriers. Then, the 
lattice temperature LT  is considered to be the same as the electrons and holes temperatures nT , and pT  , 
respectively. For these reasons, the steady state non-isothermal drift-diffusion model which involves only 
diffusion terms  is enough for our simulations. For other devices, as HEMTs or laser diodes, the energy 
transfer from carriers to lattice may occur by diffusion, convection or even radiation.   Then, a transient or 
steady state non-isothermal Energy Balance or Hydrodynamic models should be used.  
 
The main focus of this paper is the 3D modeling and simulation of electro-thermal self-heating of  3D ICs 
with two active CMOS  layers  as shown in Figure 1.  The materials used in this 3D ICs are: Aluminum 
(Al), Polysilicon (Poly), Silicon Dioxide (SiO2), and Silicon (Si).  The mathematical model used is  based 
on steady state non-isothermal drift-diffusion model which involves Poisson’s equation and electrons and 
holes transport equations coupled to heat flow equation for lattice temperature. These models implement 
the Wachutka’s thermodynamically rigorous model of lattice heating  [3]. 
 
 Almost all of the mathematical models used for thermal analysis, by many researchers and found in the 
literature, are only  solving the heat equation as in [4]-[17]. And the heat source in this  heat equation is 
assumed to be given. I would say that this is a too simplified model. In our case, we are using an accurate 
and comprehensive mathematical model that couples the heat equation  to the electrical non-isothermal 
drift-diffusion equations. In our model, the heat sources are modeled accurately and properly and are 
depending  strong  on electrical currents  and lattice temperature.   
 
Heat is generated in semiconductor lattice whenever physical processes transfer energy to the crystal 
lattice. Depending on different energy transfer mechanisms, heat sources can be separated into: Joule 
heat, electron-hole (radiative and nonradiative) recombination heat, electron-hole generation cooling, 
Thomson heat, Peltier heat,  and optical absorption heat. The mathematical models of these different heat 
sources will be reviewed  and discussed. The models of lattice heat  sources that we have used  will be 
presented.   
 
This paper is  organized as follows.  Section 2 outlines the physically based steady state non-isothermal 
drift-diffusion and  lattice heat flow  equations. This section presents and discusses different models for 
lattice heat and cooling sources in semiconductor devices. It does also outline the numerical methods used 
to find the lattice temperature distribution in a typical 3D ICs structure.  Section 3  presents the 
computational methods and algorithms used to solve and decouple the equations. Section 4 presents the 
3D numerical results and analysis for the 3D ICS structure given in Figure 1. Section 5 discusses the 
qualitative and quantitative validation of the simulation results. This section also gives  a comparison 
between our results and other results found in the literature [5],[6],[7],[8],[9]. Section 6 holds the 
concluding thoughts. 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
 
Figure 1.  3D ICs with 2 stacked active CMOS layers. 
 
2. PHYSICALLY BASED MATHEMATICAL MODELS  
Mathematical models of the operation and fabrication of any semiconductor device result from  many   
years of academic and industrial research into process and device physics. The accuracy of the numerical 
simulation results depend strongly on the accuracy of the physically based mathematical models. In this 
paper, we are doing our best to use accurate physically based models.  
 
2.1 Non-Isothermal Drift-Diffusion Model   
The non-isothermal drift-diffusion model which takes into account the lattice self-heating effects consists 
of a set of fundamental equations which link together the lattice local temperature LT , electrostatic 
potential φ , and the quasi-Fermi levels ,n pφ φ for electrons and holes, respectively. These equations, 
which are solved inside any general purpose device simulator, have been derived from Maxwell’s laws or 
from semiconductor Boltzmann equations [10]. They consist of Poisson’s equation and the transport 
equations for electrons and holes. Poisson’s equation relates variations in electrostatic potential to local 
charge densities. The transport  equations describe the way that the electron and hole densities evolve as a 
result of transport processes, generation processes, and recombination processes. In the steady state case,  
these 3 equations are defined as follows [10].
 
( ) ( ( , , ) ( , , ) ) 0n L p Ldiv q N T P T Dε φ φ φ φ φ∇ − − − =                                                                                                 (1)        
( ) ( , , , ) 0n n p Ldiv J qGRn Tφ φ φ− =                                                                                                              (2) 
( ) ( , , , ) 0p n p Ldiv J qGRp Tφ φ φ+ =                                                                                                             (3) 
The equation (1) represents the Poisson’s equation. The equations (2) and (3) represent the transport 
equations for electrons and holes, respectively. The term ε represents the local permittivity, q  is the 
magnitude of the charge of an electron. The electron and hole  densities ( , , )n LN Tφ φ  and  ( , , )p LP Tφ φ , 
respectively,  represent the mobile charges. In Boltzmann statistics, they are given by: 
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where  ( ), ( ),L L BNc T Nv T k  represent the  effective density of states for electrons and holes and the 
Boltzmann constant, respectively. In Poisson’s equation, D(x) represents the fixed and ionized charges 
[11].  The non-isothermal carrier current densities  nJ  and   pJ     that account for spatially varying  
lattice temperature are given by:  
 ( , , )( )n n n L n n LJ q N T P Tµ φ φ φ= − ∇ + ∇                                                                                                     (6)                                                                             
( , , )( )p p p L p p LJ q N T P Tµ φ φ φ= − ∇ + ∇                                                                                                     (7)                                                                          
where  nµ and pµ represent electron and hole mobilities which may depend  on lattice temperature  LT  
and  on electric field. These carrier mobilities are the key material parameter in transport simulations. 
They are  limited by collisions of electrons and holes with other carriers, with crystal defects, and with 
phonons (lattice vibrations). Those scattering events slow down the carriers and constitute the electrical 
resistance of the material. Various and advanced models for  carrier mobilities could be found in [2].  
Lattice  temperature variations is an additional driving force for thermal current.  The generation of 
current by temperature gradient  LT∇  is called the Seebeck effect with the thermoelectric powers nP  and 
pP  ( / )V K , respectively, as material parameter. The thermoelectric powers account for the extra energy 
of carriers above the  Fermi level. This energy increases with higher temperature due the wider spreading 
of the Fermi function. When a temperature gradient occurs, carriers move from hot regions to cold 
regions in order to reduce that extra energy. For the non degenerate semiconductors,  nP  and pP  are given 
by:  
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where the values of  ksn  = ksp depend on the  dominant carrier scatter mechanisms [12]. 
5
1, 2,3,4, 2.5
2
ksn+ =     for amorphous semiconductors, for acoustic phonon scattering, for optical 
phonon scattering, for ionized impurity scattering, and for neutral impurity scattering, respectively. For 
our simulations, we are taking:    
5
1
2
ksn+ = .  The models for the electron-hole generation and 
recombination  ( , , , )n p LGRn Tφ φ φ  and    ( , , , )n p LGRp Tφ φ φ  are detailed in the following section.                                                       
2.2 Electron-Hole Generation and Recombination Models  
The net generation and recombination rates for electron-hole pairs  are represented by  ( , , , )n p LGRn Tφ φ φ  
and  ( , , , )n p LGRp Tφ φ φ , respectively. In steady state case, they are given by:  
( , , , ) ( , , , ) ( , , , ) ( , , , )n p L n p L n p L n p LGRn T GRp T R T G Tφ φ φ φ φ φ φ φ φ φ φ φ= = −                           (10)         
 In the above equation (10), ( , , , )n p LR Tφ φ φ  represents the total electron-hole recombination rate, and   
( , , , )n p LG Tφ φ φ   represents the total electron-hole generation rate. Accurate models for  ( , , , )n p LR Tφ φ φ  
and    ( , , , )n p LG Tφ φ φ     are essential for  lattice self-heating simulations as they do represent a source of 
lattice heating or cooling as we will see later on. The model of    ( , , , )n p LR Tφ φ φ  and    ( , , , )n p LG Tφ φ φ     
depend on the device under hand. For a laser device simulations, all possible electron-hole recombination 
or generation mechanisms should be included.  And, in this case, ( , , , )n p LR Tφ φ φ   is given by:  
( , , , )n p L SRH Auger Spont StimR T R R R Rφ φ φ = + + +                                                                                        (11)                                   
where   SRHR  represents the electron-hole recombination due to Shockley-Read-Hall [11].   SRHR  
involves energy levels deep inside the semiconductor band gap that are generated by crystal defects. Such 
deep level defects are able to capture electrons from the conduction band as well as holes from the 
valance band and thereby serve as recombination centers. They are characterized by capture coefficients 
nc  and pc , trap density tN , and trap energy tE .  In the steady state case,  SRHR is given by:  
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where   N  and   P   represent the electron and hole concentrations defined in the equations (4) and (5).  
And,  1 1 0 0N P N P=  where 0N and 0P represent the electron and hole equilibrium concentrations.  AugerR
represents the Auger recombination [11]. We should note that SRHR  and AugerR represent  nonradiative 
recombination (no emission of photons).    
In Auger recombination the excess energy is transferred to another electron within the valence or 
conduction band. Auger recombination may involve different valence bands and the interaction with 
phonons. The Auger electron-hole recombination rate is given by:     
0 0( ( ) ( ) )( )Auger n L p LR c T N c T P NP N P= + −                                                                                      (13)                                                                 
where ( )n Lc T  and ( )p Lc T are the Auger coefficients and can be found in [11].  SpontR and StimR represent 
electron-hole recombination rates due spontaneous and stimulated emissions and their models can be 
found in [11]. We should also note that   SpontR  and  StimR represent radiative recombination (emission of 
photons or light). For the simulation of CMOS transistors  as in our case, the radiative recombination 
rates    SpontR  and  StimR   are included in the total recombination rate  ( , , , )n p LR Tφ φ φ .  
The generation of electron-hole pairs is looked at as a source of lattice cooling.  Since it does absorb some 
of the lattice energy to generate electron-hole pairs. The generation of electron-hole pairs requires the 
interaction with other particles. And it is may due to phonons (thermal generation), to photons (optical 
generation), or to other electrons (generation due to impact ionization) [2].   
The net recombination rates given above in equations (12) and (13) already include thermal generation as 
they vanish under thermal equilibrium,     1 1 0 0N P N P= .   
In  laser diode simulations, the total electron-hole pairs generation ( , , , )n p LG Tφ φ φ   can be defined by:  
Im( , , , )n p L Optical pact Band to BandG T G G Gφ φ φ − −= + +                                                                                     (14)                                      
where OpticalG represents the optical electron-hole pairs generation  due to photons absorption. This type 
of generation is the key physical mechanism in photo detectors and other electro absorption devices. Due 
to absorption, the light intensity decreases as the light penetrates deeper into the device. If we assume that 
the optical absorption coefficient 0α is uniform, then the model of the optical absorption is given by:  
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where  ω  represents photon energy,   represents the reduced Plank constant, ω  represents the angular 
frequency of the incident radiation, and (0)OptI represents the optical intensity at the surface and z
represents the penetration distance [11]. Im pactG represents the electron-hole pairs generation due to 
impact ionization. Impact ionization is of great importance in devices like  
avalanche photo detectors. Since these devices use high electric field F and high carrier drift velocities to 
generate electron-hole pairs. Impact ionization is opposite to  the Auger recombination as it absorbs the 
energy of motion of another electron or hole to generate an electron-hole pair [11]. A typical model of 
impact ionization is given by [11]:  
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where  ( )n Fα and ( )p Fα  represent the ionization coefficients for electrons and holes, respectively. The 
term  F  represents the electrical field.                   
Band to BandG − −   represents the electron-hole generation pairs due to band-to-band tunneling. In  fact, 
carriers can be generated without additional energy by band-to-band tunneling with strong electric fields 
610 /F V cm> . The model used is given by [11]: 
( ) exp( )bbt bbtBand to Band bbt
B
G F A F
q
γ
− − = −                                                                                     (17)                                            
where  the values of , ,bbt bbtA bbt Bγ depend on the material and can be found in [11]. We should  note that 
the electron-hole generation due to band-to-band tunneling  is not considered a source of lattice cooling as 
it does not need additional energy.   
2.3 Lattice Heat Flow Equation 
The physical and mathematical modeling of heat generation and dissipation in semiconductor devices or 
3D ICs is extremely challenging. All the material parameters such as carrier mobilities,  band gaps, 
conductivities depend on lattice temperature,  LT .          
Lattice heat is generated or absorbed whenever physical processes transfer energy to the crystal lattice or 
absorb energy from the crystal lattice. To account for lattice self-heating effects the non-isothermal drift-
diffusion equations (1), (2), and (3) should be solved self-consistently with the lattice heat equation 
defined as follows: 
( ( ) ) ( , , , ) 0L L n p Ldiv k T T H Tφ φ φ∇ + =                                                                                             (18)                                                                      
where    ( )Lk T  represents the thermal conductivity. For steady state simulations, the thermal conductivity  
( )Lk T  is the only parameter of equation (18) that must be specified for each material region in the 
structure.  Thermal conductivity varies as function of lattice temperature. Its model is given by: 
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                                                                                                              (19)                                                                                                       
where , ,a b c are constants for each material [e.g., Sze 1981].   ( , , , )n p LH Tφ φ φ   represents the lattice heat 
generation or absorption.  Its model should take into account all possible sources of lattice heating or 
cooling.   For accurate modeling and simulation of lattice heating or cooling, the model  of     
( , , , )n p LH Tφ φ φ  should be developed properly and accurately. This will be done in the following section.  
2.4 Lattice Heat Generation and Absorption Modeling    
According   to differences in energy transfer mechanisms, heat generation sources can be separated into: 
Joule heat, electron-hole recombination heat, Thomson and Peltier heat, and optical absorption heat. And 
in the same way, the sources of heat absorption which may help in lattice cooling are may be due to 
electron-hole generation mechanisms.     
Joule heat.  The flow of carriers through a semiconductor is accompanied by frequent carrier scattering 
by phonons. This leads to a continuing energy loss to the lattice. Carriers move from a higher electrostatic 
potential to a lower potential, and the corresponding energy difference is typically absorbed by lattice as 
Joule heat, JH  given by:    
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JH   is proportional to the electric resistance of the material.  
Recombination heat.  When electron-hole pair recombines, the energy lost is either transferred to a photon 
(light) and this is known as radiative recombination, or to a phonon (heat) and this is known as 
nonradiative recombination. The average heat released   by electron-hole recombination (or absorbed by 
electron-hole generation) is proportional to the difference between the quasi-Fermi levels. The amount of  
heat released and absorbed  RGH   which models lattice  heating (due to recombination) and lattice 
cooling (due to generation)  is given by: 
( ( , , , ) ( , , , ))RG n p L n p L p nH q R T G Tφ φ φ φ φ φ φ φ = − −                                                                                          (21)                              
where    ( , , , )n p LR Tφ φ φ    and      ( , , , )n p LG Tφ φ φ   are given above by the equations (11) and (14), 
respectively. For CMOS transistor simulations, as in our case, the recombination model of     
( , , , )n p LR Tφ φ φ   given by the equation (11) is reduced to:  
( , , , )n p L SRH AugerR T R Rφ φ φ = +                                                                                                    (22)                                                                                  
Besides trap  recombination  SRHR , this model also includes  the Auger  recombination   AugerR . Since the 
hot carriers generated during Auger recombination eventually lose their energy to phonons.    
For laser diodes, or photo detectors, the spontaneous recombination SpontR and the stimulated  
recombination    StimR   may be included in ( , , , )n p LR Tφ φ φ .  On the one hand, most of the photons 
emitted by spontaneous recombination are absorbed by the semiconductor lattice and eventually 
converted into heat. Stimulated emission of photons, due to stimulated recombination, also leads to some 
heat generation as those photons are partially absorbed inside the device.  
Electron-hole recombination also causes a cooling of carriers above the Fermi level. This contribution is 
related to the change in thermoelectric power pP  and nP  of holes and electrons, respectively and it is 
given by  [11]: 
( ) ( )P L p nH q R G T P P= − −                                                                                                        (23)                                                           
Thomson and Peltier heat.   The thermoelectric power  ( /V K ) is a measure for the increase in average 
carrier excess energy with increasing temperature. It varies with the density of states, carrier 
concentration, and temperature. Thomson heat  TPH  is transferred between carriers and lattice as current 
flows along a gradient   of the thermoelectric power. It is given by: 
( )TP L n n p pH qT J P J P= ∇ + ∇                                                                                                      (24)                                                                                                   
Optical absorption heat.  When optical waves penetrate a material, their energy can be partially or fully 
absorbed. The magnitude and the mechanism of absorption depends on the photon energy   hγ . At low 
photon energies, the light is directly absorbed by the crystal lattice. At typical energies of photons, 
absorption by free carriers dominates. This will quickly dissipates the energy to the lattice due to very 
short intra band scattering  times. The optical absorption related heat OpticalH  could be modeled by:  
0O p tic a l O p tic a lH hα ω= Φ                                                                                                                 (25)                                                                                
Where h  represents the Plank constant,   0α  is a constant, and   OpticalΦ represents the photon flux 
density and it is given by: 
Opt
Optical
I
ω
Φ =

                                                                                                                                           (26) 
where  OptI
  
represents the magnitude of the optical current. Then a complete model for  heat generation 
and dissipation   ( , , , )n p LH Tφ φ φ  may be given as: 
( , , , )n p L J RG P TP OpticalH T H H H H Hφ φ φ = + + + +                                                                              (27) 
In our case, OpticalH  is omitted.  
2. COMPUTATIONAL METHODS AND SOLUTION  
 
We use finite volume method to approximate the strongly coupled and nonlinear equations. We use 
Newton-Raphson’s algorithm to linearize (and decouple) the equations. Different implementations of 
Newton-Raphson’s algorithm have been used. In one implementation, the equations are linearized and 
kept coupled. In another implementation, the equations are linearized and decoupled. More details about 
Newton-Raphson’s algorithm and its different implementations to solve semiconductor equations can be 
found in [10] . We use direct  methods based on LU factorization [10] or Multi-frontal LU factorization 
with or without pivoting [13] to solve the arising linear systems.   
 
3D meshing algorithms are based on advanced and robust domain decomposition methods, Delaunay 
meshing algorithms, and surface re-meshing techniques. Advanced algorithms and techniques have also 
been developed to merge the mesh of two different dies in 3D ICs to a single mesh. To mesh a chip of 3D 
ICs, we decompose the whole chip into a certain number of blocks. We mesh separately each block using 
the appropriate mesh generation tools. Then, we merge the mesh of the different blocks into a single 
global  mesh. The equations are then solved on this global mesh. The  mesh is refined locally enough to 
get accurate solutions.  No automatic refinement or mesh adaptation procedure has been used. That is an 
other complicated issue in 3D ICs. Parallelization of all these techniques and algorithms  on multi-core 
processors could also be used.    
 
The 3D  numerical results showing substantial thermal increase in CMOS transistors  away from the heat 
sink will be presented for a typical structure given by  Figure 1. 
 
4.  NUMERICAL RESULTS AND ANALYSIS  
The standard process flow of  1 microns technology is used to fabricate each CMOS layer  in such a 
multiple layer structure. In this study, we did consider several kinds of thermal environments: multiple 
layers (from 1 to 3), layer thicknesses (from 10 to 100 microns per layer) and different kinds of thermal 
boundary conditions (Dirichlet and Neumann).   These include heat sink on top and bottom, heat sink on 
either top or bottom, and a range of thermal conductance for the contact wires which provide additional 
cooling for the devices. Drichlet boundary conditions are used on the top and bottom of the 3D ICs 
presented here. Homogeneous Neumann boundaries conditions are used on the remaining boundaries that 
are assumed to be adiabatic.  For electrical boundaries, we are using Dirichlet boundary conditions on the 
source, gate, and drain and homogeneous Neumann boundary conditions on the remaining boundaries. 
Typical results will be  presented  to demonstrate the 3D current flow and the resulting heating effects. 
Each active layer is 10 microns thick with heat sink on the top and bottom.  So, the bottom device is the 
one away from the heat sink. And the top device is the closest to the heat sink. We are, then, expecting the 
temperature to be higher in the bottom device. The applied voltages at the gate and drain of the bottom 
active transistor are 4 volts, respectively to turn on the CMOS transistor. The thermal conductance of the 
connecting Aluminum  wires have been reduced according to the wire lengths. It is significant that 17 
Kelvin increase in the temperature of the bottom active layer have been obtained from the simulation. For 
investigation and comparison purposes,  we have set up a similar structure with increased layer thickness.  
The wiring thermal conductance’s have been increased proportionally. We  found   an important increase 
of temperature in a thicker structure.   
Some typical results are presented here to demonstrate the 3D current flow and the resulting heating 
effects. 
Figure 1  shows a 2 active CMOS layers configuration in 3D. This is a typical  structure in 3D ICs.  Each 
active layer is 10um thick with heat sink on the top and bottom. The applied voltages at the gate and drain 
of the bottom active transistor are respectively 4 volts to turn on the CMOS  device. The thermal 
conductance of the connecting  Aluminum wires have been  reduced according to the wire lengths. 
Figure 2  shows the electrostatic potential distribution in the cross section of the 3D ICs structure.    
Figure 3  presents the temperature profile in the cross section of a single active layer corresponding to the 
bottom layer of  Figure 1.  Figure 4  shows the temperature distribution  in the cross section of the 2-
active CMOS  layers given in Figure 1.  
Figure 4 shows that there is  17 Kelvin  increase in the temperature of the bottom active layer compared to 
the single active layer given in Figure 3. This means that in 3D ICs the temperature will increase 
significantly in the layers away from the heat sink. Similar results to those given in Figure 4  have been 
reported in [5],[6], [7],[8],[9]. 
  
 
 
 Figure 2.   Potential distribution  in the cross section of  Figure 1. 
 
 
 
 
 
 
 
Figure 3.  Temperature  distribution  in the cross section of a single active CMOS  layer. 
 
 
 
 
 
  
Figure 4.  Temperature  distribution  in the cross section of  2-active CMOS layers of  Figure 1. 
 
5. Validation and comparison of the simulation results  
 The result in  Figure 4 already proves the validity of our simulation results.  Since the result in the Figure 
4 shows that there is 17 Kelvin increase of temperature in the bottom device which is the one away from 
the heat sink. Similar thermal results, for similar 2-die 3D ICs, have been reported in [5],[6], [7],[8],[9]. 
For example, in  [5],    the authors analyzed the thermal impact of 3D ICs technology on high-
performance microprocessors by computing the temperatures of a  planar IC based on the Alpha 21364 
processor as well as 2-die and 4-die 3D IC implementations of the same.  They have only solved 
numerically the heat equation where the heat source is given.  
The thermal profile of the planar IC in Figure 6 in [5] shows that the maximum temperature is 312 
Kelvin. And the thermal profile of  the 3D IC with   2-die shown in Figure 7 of  [5] shows that the 
maximum temperature is 328 Kelvin. This means that there is 16 Kelvin increase of temperature in the die 
away from the heat sink. In our case, we found a 17 Kelvin increase of temperature in the die away from 
the heat sink as shown in  Figure 4. Then our results are quantitatively comparable to those found in [5].                          
6. CONCLUSION 
In conclusion,  robust meshing algorithms have been used to build successfully  a 3D stacked  CMOS 
structure. And the electro-thermal investigation and analysis based on advanced, physically based,  
mathematical models and numerical simulations did show substantial temperature increase in CMOS 
devices away from the heat sink.  The exact temperature increase due to layer stacking is sensitive to 
layer thickness and wiring thermal boundary conditions. The new challenges, in 3D ICs, are again making 
the technology computer aided design simulation tools  crucial  and mandatory in designing, optimizing 
and analyzing 3D ICs technology. 
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